


JV42-DN Block Diagram

Project code: 91.4HD01.001
PCB P/N : 48.4GX01.0SA
PCB 版號 : 09919 SA
REVISION : PCB STACKUP



SYSTEM DC/DC	
RT8223	46
INPUTS	OUTPUTS
DCBATOUT	5V_S5 (5.5A)
	3D3V_S5 (5A)
SYSTEM DC/DC	
RT8209E	47
5V_S5	1D5V_S3 (1.4A)
RT9026	47
5V_S5	0D75_S3 (1.2A)
SYSTEM DC/DC	
RT8209E	48
INPUTS	OUTPUTS
DCBATOUT	1D1V_S0 (11A)
RT9025	48
3D3V_S5	1D1V_S5 (1.4A)
RT9025	49
5V_S5	1D1V_VGA
RT9161	49
3D3V_S0	2D5V_S0 (200mA)
RT9025	49
1D5V_S3	1D05V_S0 (1.4A)
CHARGER	
BQ24745	50
INPUTS	OUTPUTS
DCBATOUT	CHG_PWR
	18V 6.0A
	UP+5V
	5V 100mA
CPU DC/DC	
ISL6265AHR	45
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE_S0
	0~1.55V 18A
	VDDNB
	0~1.55V 4A

Discrete Madison Hynix

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title BLOCK DIAGRAM

Size A3 Document Number JE40-DN Rev -2

Date: Monday, March 08, 2010 Sheet 1 of 83

Discrete Madison Hynix

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

History

Size
A3

Date:

Monday, March 08, 2010

JE40-DN

Rev
-2

2
63

Date: Monday, March 08, 2010

Sheet 2 of 63

5




4

3






2

hee

--	--



ACPUIC	MEMDATA		
16 MEM_MA_DATA0	G12	MB_DATA0	G11
16 MEM_MA_DATA1	F12	MB_DATA1	A11
16 MEM_MA_DATA2	H14	MB_DATA2	A14
16 MEM_MA_DATA3	H14	MB_DATA3	A14
16 MEM_MA_DATA4	H11	MB_DATA4	G11
16 MEM_MA_DATA5	H12	MB_DATA5	E11
16 MEM_MA_DATA6	H13	MB_DATA6	D11
16 MEM_MA_DATA7	E13	MB_DATA7	A13
16 MEM_MA_DATA8	A15	MB_DATA8	A16
16 MEM_MA_DATA9	E15	MB_DATA9	A16
16 MEM_MA_DATA10	E17	MB_DATA10	A20
16 MEM_MA_DATA11	H17	MB_DATA11	A20
16 MEM_MA_DATA12	E14	MB_DATA12	C14
16 MEM_MA_DATA13	C17	MB_DATA13	C18
16 MEM_MA_DATA14	G17	MB_DATA14	D18
16 MEM_MA_DATA15	G18	MB_DATA15	D18
16 MEM_MA_DATA16	C19	MB_DATA16	D18
16 MEM_MA_DATA17	E20	MB_DATA17	C25
16 MEM_MA_DATA18	E18	MB_DATA18	C25
16 MEM_MA_DATA19	F18	MB_DATA19	C20
16 MEM_MA_DATA20	B22	MB_DATA20	B24
16 MEM_MA_DATA21	H22	MB_DATA21	C24
16 MEM_MA_DATA22	F20	MB_DATA22	E24
16 MEM_MA_DATA23	H24	MB_DATA23	C25
16 MEM_MA_DATA24	F22	MB_DATA24	C25
16 MEM_MA_DATA25	H24	MB_DATA25	C25
16 MEM_MA_DATA26	E21	MB_DATA26	C25
16 MEM_MA_DATA27	E21	MB_DATA27	C25
16 MEM_MA_DATA28	H20	MB_DATA28	C25
16 MEM_MA_DATA29	H20	MB_DATA29	C25
16 MEM_MA_DATA30	H22	MB_DATA30	C25
16 MEM_MA_DATA31	Y24	MB_DATA31	A24
16 MEM_MA_DATA32	AB24	MB_DATA32	A24
16 MEM_MA_DATA33	AB24	MB_DATA33	A24
16 MEM_MA_DATA34	W22	MB_DATA34	A24
16 MEM_MA_DATA35	W22	MB_DATA35	A24
16 MEM_MA_DATA36	W22	MB_DATA36	A24
16 MEM_MA_DATA37	Y22	MB_DATA37	A24
16 MEM_MA_DATA38	Y22	MB_DATA38	A24
16 MEM_MA_DATA39	Y22	MB_DATA39	A24
16 MEM_MA_DATA40	Y22	MB_DATA40	A24
16 MEM_MA_DATA41	Y22	MB_DATA41	A24
16 MEM_MA_DATA42	Y22	MB_DATA42	A24
16 MEM_MA_DATA43	Y22	MB_DATA43	A24
16 MEM_MA_DATA44	Y22	MB_DATA44	A24
16 MEM_MA_DATA45	Y22	MB_DATA45	A24
16 MEM_MA_DATA46	Y22	MB_DATA46	A24
16 MEM_MA_DATA47	Y22	MB_DATA47	A24
16 MEM_MA_DATA48	Y22	MB_DATA48	A24
16 MEM_MA_DATA49	Y22	MB_DATA49	A24
16 MEM_MA_DATA50	Y22	MB_DATA50	A24
16 MEM_MA_DATA51	Y22	MB_DATA51	A24
16 MEM_MA_DATA52	Y22	MB_DATA52	A24
16 MEM_MA_DATA53	Y22	MB_DATA53	A24
16 MEM_MA_DATA54	Y22	MB_DATA54	A24
16 MEM_MA_DATA55	Y22	MB_DATA55	A24
16 MEM_MA_DATA56	Y22	MB_DATA56	A24
16 MEM_MA_DATA57	Y22	MB_DATA57	A24
16 MEM_MA_DATA58	Y22	MB_DATA58	A24
16 MEM_MA_DATA59	Y22	MB_DATA59	A24
16 MEM_MA_DATA60	Y22	MB_DATA60	A24
16 MEM_MA_DATA61	Y22	MB_DATA61	A24
16 MEM_MA_DATA62	Y22	MB_DATA62	A24
16 MEM_MA_DATA63	Y22	MB_DATA63	A24
16 MEM_MA_DM0	E12	MB_DM0	A12
16 MEM_MA_DM1	C15	MB_DM1	B18
16 MEM_MA_DM2	E19	MB_DM2	E25
16 MEM_MA_DM3	C24	MB_DM3	E25
16 MEM_MA_DM4	AC24	MB_DM4	AB25
16 MEM_MA_DM5	Y19	MB_DM5	AE22
16 MEM_MA_DM6	AB16	MB_DM6	AD16
16 MEM_MA_DM7	Y13	MB_DM7	AD12
16 MEM_MA_DQ09_P	G13	MB_DQ09_P	C12
16 MEM_MA_DQ09_N	H13	MB_DQ09_N	B12
16 MEM_MA_DQ09_L	G16	MB_DQ09_L	D18
16 MEM_MA_DQ09_H	G15	MB_DQ09_H	C18
16 MEM_MA_DQ09_T	G15	MB_DQ09_T	C18
16 MEM_MA_DQ09_B	G15	MB_DQ09_B	C18
16 MEM_MA_DQ09_C	G15	MB_DQ09_C	C18
16 MEM_MA_DQ09_F	G15	MB_DQ09_F	C18
16 MEM_MA_DQ09_G	G15	MB_DQ09_G	C18
16 MEM_MA_DQ09_I	G15	MB_DQ09_I	C18
16 MEM_MA_DQ09_J	G15	MB_DQ09_J	C18
16 MEM_MA_DQ09_K	G15	MB_DQ09_K	C18
16 MEM_MA_DQ09_L	G15	MB_DQ09_L	C18
16 MEM_MA_DQ09_M	G15	MB_DQ09_M	C18
16 MEM_MA_DQ09_N	G15	MB_DQ09_N	C18
16 MEM_MA_DQ09_O	G15	MB_DQ09_O	C18
16 MEM_MA_DQ09_P	G15	MB_DQ09_P	C18
16 MEM_MA_DQ09_Q	G15	MB_DQ09_Q	C18
16 MEM_MA_DQ09_R	G15	MB_DQ09_R	C18
16 MEM_MA_DQ09_S	G15	MB_DQ09_S	C18
16 MEM_MA_DQ09_T	G15	MB_DQ09_T	C18
16 MEM_MA_DQ09_U	G15	MB_DQ09_U	C18
16 MEM_MA_DQ09_V	G15	MB_DQ09_V	C18
16 MEM_MA_DQ09_W	G15	MB_DQ09_W	C18
16 MEM_MA_DQ09_X	G15	MB_DQ09_X	C18
16 MEM_MA_DQ09_Y	G15	MB_DQ09_Y	C18
16 MEM_MA_DQ09_Z	G15	MB_DQ09_Z	C18




ACPU1F		
AA4	VSS1	VSS66
AA11	VSS2	VSS67
AA13	VSS3	VSS68
AA15	VSS4	VSS69
AA17	VSS5	VSS70
AA19	VSS6	VSS71
AB2	VSS7	VSS72
AB7	VSS8	VSS73
AB9	VSS9	VSS74
AB23	VSS10	VSS75
AC11	VSS11	VSS76
AC13	VSS12	VSS77
AC15	VSS13	VSS78
AC17	VSS14	VSS79
AC19	VSS15	VSS80
AC21	VSS16	VSS81
AD8	VSS17	VSS82
AD13	VSS18	VSS83
AD15	VSS19	VSS84
AD25	VSS20	VSS85
AE13	VSS21	VSS86
AE15	VSS22	VSS87
AE17	VSS23	VSS88
AE19	VSS24	VSS89
AE21	VSS25	VSS90
AE23	VSS26	VSS91
AE25	VSS27	VSS92
AE27	VSS28	VSS93
AE29	VSS29	VSS94
AE31	VSS30	VSS95
AE33	VSS31	VSS96
AE35	VSS32	VSS97
AE37	VSS33	VSS98
AE39	VSS34	VSS99
AE41	VSS35	VSS100
AE43	VSS36	VSS101
AE45	VSS37	VSS102
AE47	VSS38	VSS103
AE49	VSS39	VSS104
AE51	VSS40	VSS105
AE53	VSS41	VSS106
AE55	VSS42	VSS107
AE57	VSS43	VSS108
AE59	VSS44	VSS109
AE61	VSS45	VSS110
AE63	VSS46	VSS111
AE65	VSS47	VSS112
AE67	VSS48	VSS113
AE69	VSS49	VSS114
AE71	VSS50	VSS115
AE73	VSS51	VSS116
AE75	VSS52	VSS117
AE77	VSS53	VSS118
AE79	VSS54	VSS119
AE81	VSS55	VSS120
AE83	VSS56	VSS121
AE85	VSS57	VSS122
AE87	VSS58	VSS123
AE89	VSS59	VSS124
AE91	VSS60	VSS125
AE93	VSS61	VSS126
AE95	VSS62	VSS127
AE97	VSS63	VSS128
AE99	VSS64	VSS129
AE101	VSS65	VSS130

SKT-CPU638P-GP-U2

62.10055.111

2ND = 62.10055.181






Discrete Madison Hynix


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File **CPU_Power_(4/4)**

Size A3 Document Number **JE40-DN** Rev **-2**

Date: Monday, March 08, 2010 Sheet 7 of 83





USB	
Pair	Device
11	NC
10	NC
9	CCD
8	NC
7	Bluetooth
6	USB3
5	USB2
4	CardReader
3	NC
2	NC
1	MINI CARD
0	USB1

Discrete Material Hints

緯創資通 Wistron Corporation
21F, 8F, Sec. 1, Hsin-Tai Wu Rd., Taichung, Taiwan, R.O.C.

Rev: JE40-20

Doc: JE40-20

Rev: -2

File: Monday, March 18, 2019

Sheet: 12 of 81

Title			
ATI-SB820 SATA-IDE (3/5)			
Size	Document Number	Rev	
A3	JE40-DN	-	
Date: Monday, March 08, 2010	Sheet	13	of 63

PLACE ALL THE DECOUPLING CAPS ON THIS SHEET CLOSE TO SB AS POSSIBLE.

0909

1027 For AMD review request

131mA

71mA

510mA

0909

ASBIE

Part 5 of 5


GROUND

Wistron Corporation
271, 28, Sec 1, Hsin-Fu Rd., Hsinchu, Taiwan, R.O.C.
ATI-SB820_POWER&GND_4(5)
Component JE40-DN
Date: 2010.03.26, Ver: 2.0

REQUIRED STRAPS

REQUIRED SYSTEM STRAPS

1115



DEBUG STRAPS



Do Not Stuff	TP97	PCI_AD23	11
Do Not Stuff	TP70	PCI_AD34	11
Do Not Stuff	TP99	PCI_AD25	11
Do Not Stuff	TP77	PCI_AD26	11
Do Not Stuff	TP80	PCI_AD27	11
Do Not Stuff	TP110	PCI_AD28	11
Do Not Stuff	TP108	PCI_AD29	11
Do Not Stuff	TP111	PCI_AD30	11

	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	AZ_SDOUT	GPIO200	GPIO199
PULL HIGH	ALLOW PCIE Gen2 DEFAULT	Watchdog Timer Enabled	USE DEBUG STRAP	non_Fusion CLOCK MODE DEFAULT	EC ENABLED DEFAULT	CLKGEN ENABLED DEFAULT	LOW POWER MODE	H,H = Reserved L,L = SPI ROM	
PULL LOW	FORCE PCIE Gen1	Watchdog Timer Disabled DEFAULT	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE	EC DISABLED	CLKGEN DISABLED	PERFORMANCE MODE DEFAULT	L,H = LPC ROM (Default) L,L = FWH ROM	


	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT


Discrete Madison Hynix

緯創資通 Wistron Corporation	
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsuehshen, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
ATI-SB820 STRAPPING (5/5)	
Size	Document Number
A3	JE40-DN
Date	Monday, March 08, 2010
Sheet	15 of 53
Rev	-2



1001





LVDS Truth Table

Function	SEL
A _N to N _B ₁	L
A _N to N _B ₂	H

CRT

\overline{E}	S	YA	YB	YC	YD	Function
H	X	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Disable
L	L	IA0	IB0	IC0	ID0	S=0
L	H	IA1	IB1	IC1	ID1	S=1

EDID Function Table








Input (S)	Function
L	B ₀ Connected to A
H	B ₁ Connected to A

H = HIGH Logic Level L = LOW Logic Level


BLON_IN Function Table

Input (S)	Function
L	B ₀ Connected to A
H	B ₁ Connected to A


H = HIGH Logic Level L = LOW Logic Level



LCD/INVERTER/CCD CONN




Do Not Stuff
Place these resistors
close to the CRT-conn
connection




Layout Note:
* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.

CRT I/F & CONNECTOR



1012








0924

DDC_CLK & DATA level shift

Function Table



Input (S)	Function
L	B ₀ Connected to A
H	B ₁ Connected to A
H - HIGH Logic Level	L - LOW Logic Level





SATA Connector

0923



Discrete Madison Hynix

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

HDD

Size

Document Number

JE40-DN

Rev


-2

Date: Monday, March 08, 2010

Sheet 22 of 63

BLUETOOTH MODULE

1.5A / High Active Voltage 2V




Discrete Madison Hynix


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchi, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
BLUETOOTH			
Size	Document Number		Rev
	JE40-DN		-2
Date:	Monday, March 08, 2010	Sheet 24 of	63





0910




0914



Pin1 -> right side
22.10218.T51 Pin1 -> left side (JV42-DN)
change Net sequence



Eng stuff 20.K0216.024 Pin1 -> left side
PD change to 20.K0276.024 Pin1 -> left side
so do not swap net




0910

Discrete Madison Hynix

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,
Taippei Hsien 321, Taiwan, R.O.C.

USB		
File	Document Number	Rev
	JE40-DN	-2
Date: Monday, March 08, 2010	Sheet 25 of 63	



Discrete Madison Hynix


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.

File		
BCM57780		
Size	Document Number	Rev
A3	JE40-DN	-2
Date: Monday, March 08, 2010 Sheet 25 of 63		





LAN Connector

LAN Connector

- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.



0923




Discrete Madison Hynix

緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		LAN CONN	
Size	Document Number	JE40-DN	Rev
A3			-2
Date:	Monday, March 08, 2010	Sheet	27 of 63




Discrete Madison Hynix

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.

File: **Azalia codec ALC272**

Size A3	Document Number	Rev
	JE40-DN	-2
Date: Monday, March 08, 2010 Sheet 28 of 63		



Discrete Madison Hynix

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Tipo	Descrição	Valor
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100

AUDIO AMP

Size

Document Number	
-----------------	--

[illegible]

JE

Date: Monday, March 08, 2010



Sheet

Flow

Internal Speaker

0914

0910



JV42-DN SA


0910

LINE OUT

0911

1016

Internal Mic



JV42-DN PX
Pin 1- >right side
20.F1240.002 Pin1->left side
same as JV70-CP

Discrete Madison Hynix

緯創資通 Wistron Corporation
21F, 8th, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.

File		
AUDIO JACK		
Size	Document Number	Rev
JE40-DN		-2
Date: Monday, March 08, 2010 Sheet 30 of 63		

No Modem Function


Discrete Madison Hynix

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichu, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
MDC			
Size	Document Number		Rev
	JE40-DN		-2
Date: Monday, March 08, 2010		Sheet	31 of 63


Mini Card Connector(WLAN)

No Mini Card Function (Robson2 and 3G)

0923



Place near MINII1




Discrete Madison Hynix			
緯創資通		Wistron Corporation	
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taippei Hsien 221, Taiwan, R.O.C.			
Title			
MINI CARD			
Size	Document Number		Rev
	JE40-DN		-2
Date: Monday, March 08, 2010		Sheet	33 of 63


No NEWCARD Function

Discrete Madison Hynix


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
NEW CARD			
Size	Document Number		Rev
	JE40-DN		-2
Date: Monday, March 08, 2010			
Sheet		34	of 63




Discrete Medium Hxys	
緯創資通 Wistron Corporation	
2/F, 88, Sec.1, Hsin Tai Wu Rd., Hsueh-shan, Taipei 105, Taiwan, R.O.C.	
File	KBC NPCE781B
Size	Document Number
Custom	JE40-DN
Date	Tuesday, March 06, 2018
Print	36 of 63



Eng stuff 20.K0498.006 Pin 1 ->right side
PD change to 20.K0373.006 pin 1 ->left side
so net mirror Vertically



-1 0205



No Finger printer Function

Discrete Madison Hynix

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Touch PAD		
Size	Document Number	Rev
A3	JE40-DN	-2
Date: Monday, March 08, 2010 Sheet 38 of 93		

NONE BOARD

緯創資通		Wistron Corporation	
		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
NONE BOARD			
Size	Document Number		Rev
A3	JE40-DN		-2
Date	Monday, March 08, 2010		Sheet 39 of 63



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

POWER ON LOGIC

Size
A3


Document Number	
-----------------	--

Date: Monday, March 08, 2010


Sheet 42 of 63

-2


Adapter




CPU_CORE ISL6265HRTZ




DCDC 5V/3D3V(RT8223)




DCDC 1D05V_S0(RT9025)




DCDC 1D5V(RT8209E)




DCDC 1V_VGA(RT9025)




1D1V LDO RT8209E




0D75V LDO RT9026



CHARGER BQ24745



1D1V LDO RT9025



1D8V LDO RT8015A



Discrete Madison Hynix


緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.








Power Block Diagram		
Size A3	Document Number JE40-DN	Rev -2
Date: Monday, March 08, 2010	Sheet 43 of 63	


Run Power


Aux Power 3D3V_AUX_S5



+3VS to 3.3V_DELAY Transfer







$V_{out} = 2 * (1 + R1/R2)$

	GND	VREF	VREG3	VREG5
SKIPSEL	AUTOSKIP	PWM	00A AUTOSKIP	00A AUTOSKIP
TONSEL	200k/CH1 250k/CH2	245k/CH1 305k/CH2	300k/CH1 375k/CH2	365k/CH1 460k/CH2


Discrete Madison Hynix








緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.

File: **RT8223 5V/3D3V**

Size: Document Number: **JE40-DN** Rev: **-2**

Date: Tuesday, March 29, 2010 Sheet: 46 of 63








Check test point

- 32V_SS TP126 Do Not Stuff
- 32V_SS TP125 Do Not Stuff
- 32V_SS TP125 Do Not Stuff
- SV_SS TP125 Do Not Stuff
- 12.36 PM_PWRSTW <<< TP124 Do Not Stuff
- 6.11 CPU_PWRGD <<< TP127 Do Not Stuff
- 35.36.48 SS_ENABLE <<< TP128 Do Not Stuff
- 6.11 CPU_LDT_RSTA <<< TP128 Do Not Stuff

Test Point放在Dimm Door打開可量處








STRAPS	PIN	DESCRIPTION	RECOMMENDED SETTINGS
TX_PWRS_ENB (Internal PD)	GP100	PCI FULL TX OUTPUT SWING Transmitter Power Savings Enable 0= Full Tx output swing 1= Full Tx output swing	X
TX_DEEMPH_EN (Internal PD)	GP101	Transmitter De-emphasis Enable 0= Tx de-emphasis disabled 1= Tx de-emphasis enabled	X
RESERVED	GP108	RESERVED	0
BIF_VGA_DIS	GP109	VGA DISABLED	0
RESERVED	GP1021	RESERVED	0
BIOS_ROM_EN	GP1022_ROMCSB	ENABLE EXTERNAL BIOS ROM	0
VIP_DEVICE_STRAP_ENA (Internal PD)	GP10(13,12,11)	BIOS ROM TYPE OR MEMORY APERTURE SIZE SELECT If BIOS_ROM_EN=1, then Config[3:0] defines the ROM type If BIOS_ROM_EN=0, then Config[3:0] defines the primary memory aperture size	XXX
HSVD	V2SYNC		0
HSVD	H2SYNC		0
AUD[1] AUD[0] (Internal PD)	VGA_HSYNC VGA_VSYNC	AUD[1:0] 0:0=No audio function 0:1=Audio for DisplayPort and HDMI (if adapter is detected) 1:0=Audio for DisplayPort only 1:1=Audio for both DisplayPort and HDMI	X X

AMD RESERVED CONFIGURATION STRAPS			
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MAY NOT CORRECTLY SOURCE RESET			
IF BIOS_ROM_EN (GP1022) = 0		IF BIOS_ROM_EN (GP1022) = 1	
Size of ROM primary memory apertures	GP10(13,12,11)	Manufacturer	Part Number
128MB	x000	ST	M25P05A 0100
256MB	x001	Microelectronics	M25P10A 0101
512MB	x010		M25P20 0101
1GB	x		M25P40 0101
2GB	x		M25P80 0101
4GB	x	Calongla (formerly PMC)	Pu25LV010A 0100
			Pu25LV010A 0101



Designator	For N97-M2	For Manhattan
R_MEM_1	10K	10K
R_MEM_2	40R/Short	51R
R_MEM_3	DY	DY
C_MEM	2.2nF	68pF







Wistron Corporation

Madison Memory / Straps

JE40-DN


2

DDR3



SAMSUNG: 72.41164.H0U
HYNIX: 72.51G63.C0U

57.59 DQMA#0[0..7] <>>
57.59 RDQSA#0[0..7] <>>
57.59 WDQSA#0[0..7] <>>
57.59 MAA#0[0..12] <<< MAA#0_12i
57.59 MDA#0[0..63] <>> MDA#0_63i



Discrete Madison Hynix

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File	
Size	Document Number
A3	VRAM(1/4)
JE40-DN	
Date:	Monday, March 08, 2010
Sheet	58 of 63

	A	B	C	D	E
	<div><div>NB</div><div>RS780-->RS880M</div><div>71.RS780.M02-->71.RS880.M02</div></div>				
4					
	<div><div>SB</div><div>SB820M-1-GP</div><div>71.SB820.00U-->71.SB820.M03</div></div>				
	<div><div>SATA_CALRP</div><div>A11: 80歐姆 1% resistor to GND</div><div>A12: TBD歐姆 1% resistor to GND</div></div>				
	<div><div>SATA_CALRN</div><div>A11:A11: 931歐姆 1% resistor to VDDAN_11_SATA</div><div>A12: TBD歐姆 1% resistor to VDDAN_11_SATA.</div></div>				
3					
	<div><div>VGA</div><div>Madison--> PN:71.MDSON.M01</div><div>Park--> PN:71.0PARK.M04</div></div>				
	<div><div>VRAM</div><div>Samsung-->VRAM FBRAM1~8 PN:VR.1GB0B.006</div><div>Hynix--> VRAM FBRAM1~8 PN:VR.1GB0G.004</div><div>ATI--> VRAM FBRAM1~8 PN: VR.1GB0T.002</div></div>				
2					
	<div><div>CRT</div><div>UMA-->L1-->2R 0603</div><div>C62-->47U/6.3V</div><div>DIS-->L1-->Bead(L1 68.00217.711 L1608-UH38 SBK160808T-221Y-N-GP)</div><div>C62-->DY</div><div>PX--> 133 歐姆 (R58 63.10334.1DL R402H16 133R2F-GP)</div></div>				
	<div><div>R605(MAD/PARK/PX)</div><div>Madison-->R605 64.15005.6DL R402H16150R2F-L-GP</div><div>Park -->R605 64.15005.6DL R402H16150R2F-L-GP</div><div>PX -->R605 64.15005.6DL R402H16150R2F-L-GP</div></div>				
1					
	<div><div>HDMI</div><div>UMA -->R612 R613 R618 R619 R620 R621 R624 R625 64.71505.6DL CHIP RES 715 F 1/16W 0402</div></div>				
	<div><div>R432(MAD/PARK)</div><div>Madison-->15KR2F 64.15025.6DL</div><div>Park-->R432 64.68115.6DL R402H16 6.81KR2F</div></div>				
	A	B	C	D	E

BOM

1st -> All SKU

R250

Madison-->R250 64.32425.6DL R402H16 32K4R2F
Park -->R250 64.32425.6DL R402H16 32K4R2F
PX -->R250 64.32425.6DL R402H16 32K4R2F

Discrete Madison Hynix		
緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
NOTE		
Size A3	Document Number	Rev
JV42-DN		-2
Date: Monday, March 08, 2010	Sheet 63 of	63